An optimal clock period selection method based on slack minimization criteria
نویسندگان
چکیده
منابع مشابه
Placement For Clock Period Minimization
A linear program is used to direct the placement of Standard Cells such that the clock period is minimized. Constraints upon the logic path delays and the clock signal arrival times at the flipflops allow multiple signals, corresponding to several clock cycles, to exist simultaneously on the logic signal paths during operation. The linear program constraints relate the clock period to the maxim...
متن کاملAn improved method for model selection based on Information Criteria
Information criteria are an appropriate and widely used tool for solving model selection problems. However, different ways to use them exist, each leading to a more or less precise approximation of the sought model. In this paper, we mainly present two methods of utilisation of information criteria : the classical one which is generally used and an alternative one, more precise but requiring a ...
متن کاملMinimum Inserted Buffers for Clock Period Minimization
It is well known that the combination of clock skew scheduling and delay insertion can achieve the lower bound of sequential timing optimization. Previous works focus on the minimization of required inserted delay. However, from the viewpoint of design closure, minimizing the number of inserted buffers is also very important. In this paper, we propose an MILP (mixed integer linear programming) ...
متن کاملAn Efficient Method for Variables Selection Using SVM-Based Criteria
The problem of feature selection for Support Vector Machines (SVMs) classification is investigated in the linear two classes case. We suggest a new method of feature selection based on ranking scores derived from SVMs. We analyze the retraining effects on the ranking rules based on these scores. Our features selection algorithm consists in a forward selection strategy according to the decreasin...
متن کاملOptimal Clock Period for Synthesized Data Paths
For technologies with significant interconnection delays, optimal clock period selection before/during high-level synthesis is not practical. In our approach, we start with a synthesized RTL data path structure, perform place and route and back-annotate the interconnection delays. A set of potentially optimal clock periods are chosen by evaluating 'critical' paths to minimize the dead time asso...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM Transactions on Design Automation of Electronic Systems
سال: 1996
ISSN: 1084-4309,1557-7309
DOI: 10.1145/234860.234864